(An Autonomous Institute of Govt. of Maharashtra)

Programme	:	Diploma in ET/CE/EE//ME/MT/CM/IT/DDGM
Programme Code	:	01/02/ 03 /04/05/06/07/08/16/ 17 /21/22/ 23 /24/26
Name of Course	:	Very Large Scale Integration(VLSI)
Course Code	:	ET 585

Teaching Scheme:

	Hours /Week	Total Hours
Theory	04 —	64
Practical	02	32

Evaluation Scheme:

	Progressive	Semester End Examination			
100	Assessment	Theory	Practical	Oral	Term work
Duration	Two class tests, each of 60 minutes	3 Hrs.	3 Hrs.	3 Hrs. For batch of 20 students	ÇO.
Marks	20	80	f	25	25

Course Rationale:

The influence of integrated-circuit technology in the past few years on our society has been pervasive, in area ranging from consumer products to business management to manufacturing control. The driving force behind this pervasiveness is that the functional capability of modern integrated circuitry has increased in scope and complexity exponentially with time over the past 20 years. The designers of modern integrated circuitry have continually endeavored to provide more computational speed with less dissipated electrical power and less circuit board area, while maintaining a low failure rate and an aggressive cost. The complexity and speed is finding ready application for VLSI systems in digital processing. Although silicon MOS-based circuitry will meet most requirements in such systems .The student can acquire knowledge in the design skill of combinational and sequential circuit with the help of VHDL and CMOS Logic circuit processing operation, student can use this knowledge as technician, supervisor and programmer in different sections of industry.

Course Objectives:

After stud	lying this course, the student will be able to
•	Develop the state diagram, state table
•	Develop model of Moore and Mealy machine
•	Implement CMOS logic and logical equations.
•	Comprehend CMOS processing Technology
•	Comprehend Hardware description language, its components and programming syntax
•	Develop program to implement combinational and sequential logic circuit using VHDL
•	Comprehend VHDL simulation and synthesis
•	Comprehend ASIC, FPGA and PLDs.

Diploma in E & TC 216

(An Autonomous Institute of Govt. of Maharashtra)

Course Content:

Chapter No.		Name of Topic/Sub topic		Marks
		SECTION – I		
1.	Introd	uction		
	Metast 1.2. Me	eview of Sequential Logic: Asynchronous and Synchronous, ability, Noise margins, Power Fan-out, Skew (Definitions only) core and Mealy Models, state machine notation, examples on Moore ealy: counter, sequence detector only	8	12
2.	VLSI	Design Concepts and Technology	W.	
73740	2.2 De transisi 2.3 Dr the Bod 2.4 Es charact 2.5 Fa deposit 2.6 Ba	omparison of BJT and CMOS parameters esign of Basic gates using CMOS: Inverter, NOR,NAND, MOS tor switches, transmission gates. rawing of complex logic using CMOS (building of logic gate as per olean equation of three variable) timation of layout resistance and capacitance, switching teristics, brication process: Overview of wafer processing,Oxidation, epitaxy, tion, Ion–Implementation and diffusion, silicon gate process. asics of NMOS, PMOS and CMOS: nwell, pwell, twin tub process.	13	12
3.		uction:Hardware Description Language (HDL)		
)**	3.2 VH packag 3.3 D	troduction to HDL: History of VHDL, Pro's and Con's of VHDL IDL Flow elements of VHDL(Entity, Architecture, configuration, see, library only definitions) at Types, operators, operations ignal, constant and variables (syntax and use)	12	16
	500	CECTION II	10	
4.	Handy	SECTION – II vare Description Language (HDL)	-	
	4.1 Cor 4.2 Sec 4.3 Sin register 4.5 MC 4.6Test	ncurrent constructs (when, with, process) quential Constructs (process, if, case, loop, assert, wait) nple VHDL program to implement Flip Flop, Counter, 4.4 shift r, MUX, DEMUX, ENCODER, DECODER OORE, MEALY machines t bench and its applications	12	16
5		ation and Synthesis		T
	5.2 Cor 5.3 Typ 5.4 HI 5.5 Eff	ent scheduling, sensitivity list, zero modeling, simulation cycle imparison of software and hardware description language, delta delay be soft simulator event based and cycle based. DL Design flow for synthesis ficient Coding Styles, Optimizing arithmetic expression, sharing of ex operator	13	12

Diploma in E & TC 217

(An Autonomous Institute of Govt. of Maharashtra)

6.	Architecture of ASIC and PLD		
	 6.1 ASIC design flow 6.2 CPLD -Xilinx and Atmel series architecture, Details of internal block diagram 6.3 Introduction to FPGA like Xilinx (FPGA), SPARTAN 3 series and Atmel 	06	12
	TOTAL	64	80

List of Practical/Experiments/Assignments:

Sr. No.	Name of Experiment/Assignment	Hrs
1.	Write VHDL program for any two basic gates.	02
2.	Write VHDL program for full adder / subtractor & Synthesize using FPGA	04
3.	Write VHDL program for 8:1 multiplexer & Synthesize using FPGA	02
4	Write VHDL program for 2:4 Decoder & Synthesize using FPGA	02
5.	Write VHDL program for 8:3 Encoder & Synthesize using FPGA	02
6.	Write VHDL program for synchronous counter & Synthesize using FPGA	04
7.	Write VHDL program for binary to gray code converter & synthesize using FPGA	02
8.	Write VHDL program for RS,JK, FLIPFLOP & Synthesize using FPGA	04
9	Write VHDL program for D,T FLIPFLOP & Synthesize using FPGA	02
10.	Write VHDL program for SHIFT REGISTER& Synthesize using FPGA	04
11.	Implement four Bit ALU or sequence generator.	04
10 1	Total	32

Instructional Strategy:

Sr. No.	Topic	Instructional Strategy
1.	Introduction	Class room teaching
2.	VLSI Design Concepts and Technology	Class room teaching
3.	Introduction:Hardware Description Language (HDL)	Class room teaching and labortary
4.	Hardware Description Language (HDL)	Class room teaching and labortary
5.	Simulation and Synthesis	Class room teaching and labortary
6.	Architecture of ASIC and PLD	Class room teaching

Diploma in E & TC 218

(An Autonomous Institute of Govt. of Maharashtra)

Books:

Sr.	Author	Title	Publication
No.			
1.	Gaganpreet Kaur	VHDL Basics to programming	Pearson
2	John M. Yarbrough	Digital Logic: Application and design	Thomson
3	William I. Fletcher	An Engineering approach to digital design	Prentice-Hall of India
4	Neil H. E. Weste Kamran Eshraghian	Principals Of CMOS VLSI Design: A Systems Perspective	Pearson Education
5	Douglas Perry	VHDL Programming by example	Tata McGraw-Hill
6	Sarkar & Sarkar	VLSI design and EDA tools	Scitech Publication Inca Ltd

Specification Table:

Sr.	Topic		Cognitive Levels		
No.	1000	Knowledge	Comprehension	Application	Total
1.	Introduction & Physical	06	04	06	16
	layer			0.4	10
2.	The Data Link Layer	04	04	• 04	12
3.	Medium Access Sub layer	04	04	.04	12
4.	The Network Layer	04	04	04	12
5.	The Transport Layer	06	04	06	16
6.	The Application Layer	04	04	04	12
.è.	Total	28.	24	28	80

Prepared By:

	The second secon	
	to the second se	(2000년) 12 (14 - 14 14 14 14 14 14 14 14 14 14 14 14 14
600		244 C
Simo		? 1 / 1i
120		TO NO COLUMN
(P.M.Zilpe.)	S.V.Chaudhari	R.N.Shikari.
	The state of the s	Chairman BBOS
Lect. In E &TC	Member Secretary, PBOS	Chairman, PBOS